

12 **EUROPEAN PATENT APPLICATION**

21 Application number: 90303966.7

51 Int. Cl.5: **G01R 31/28**

22 Date of filing: 11.04.90

The title of the invention has been amended
(Guidelines for Examination in the EPO, A-III,
7.3).

30 Priority: 02.05.89 JP 113308/89

43 Date of publication of application:
07.11.90 Bulletin 90/45

84 Designated Contracting States:
DE FR GB

71 Applicant: **KABUSHIKI KAISHA TOSHIBA**
72, Horikawa-cho Saiwai-ku
Kawasaki-shi Kanagawa-ken 210(JP)


72 Inventor: **Toyoda, Nobuyuki, c/o Intellectual**
Property Div.
K.K. Toshiba, 1-1 Shibaura 1-chome
Minato-ku, Tokyo 105(JP)

74 Representative: **Sturt, Clifford Mark et al**
MARKS & CLERK 57-60 Lincoln's Inn Fields
London WC2A 3LS(GB)

54 **IC device including test circuit.**

57 In an IC device (10), an IC body (20) having a predetermined function and high-frequency test easy circuits (30, 40) for testing high-frequency characteristics of the IC body (20) are formed on a single chip. The test easy circuits include an L-H frequency conversion circuit (30) arranged on the input side of the IC body (20) and an H-L frequency conversion

circuit (40) arranged on the input side. The test easy circuits can switch a connecting state between the conversion circuits (30, 40) and the IC body (20) in response to an external control signal. The test easy circuits can be disconnected from the IC body (20) after a test is completed.



F I G. 1

IC device

The present invention relates to an IC device and, more particularly, to an IC device including a test easy circuit for facilitating a high-frequency test.

In recent years, an operating frequency of an IC has been remarkably increased with a demand from an application field of, e.g., communication and computers, and the development of micro-lithography. In particular, an operating frequency of an IC such as a silicon ECL or a gallium arsenide IC reaches 500 MHz to several GHz.

On the other hand, in the manufacture of an IC, a test for IC chips arranged on a wafer is performed after the wafer manufacturing steps are completed. Although an LSI tester is conventionally used for this test, an LSI tester which is commonly employed at present can perform only a test using an operating frequency signal of a maximum of 200 MHz. For this reason, at present, it is difficult to perform a high-frequency test for the above-mentioned IC chip having an operating frequency of 500 MHz to several GHz using the conventional LSI tester.

Conventionally, when an operating frequency of an IC is increased to exceed a frequency used in a normal LSI tester for a test, high-speed measuring apparatuses are combined to test only a part of the IC. However, such measuring apparatuses are extremely expensive. In addition, when such a test system is prepared, equipment cost of a manufacturing line is increased, thus causing increase in manufacturing cost.

It is an object of the present invention to provide an IC device which allows a high-frequency test for an IC using an LSI tester having an operating frequency which is lower than that of the IC, and can contribute to facilitation of a high-frequency test and a decrease in manufacturing cost.

According to the present invention, an IC body having a predetermined function and a high-frequency test easy circuit for testing high-frequency characteristics of the IC body are formed on a single chip to allow a high-frequency test using a conventional LSI tester having an operating frequency which is lower than that of the IC. The test easy circuit includes a Low-High (L-H) frequency conversion circuit arranged on the input side of the IC body, and a High-Low (H-L) frequency conversion circuit arranged on the output side of the IC body.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

Fig. 1 is a schematic plan view showing an

IC device according to an embodiment of the present invention;

Fig. 2A is a block diagram showing an arrangement of a multiplexer used in the embodiment;

Fig. 2B is a circuit diagram showing an arrangement of the multiplexer;

Fig. 3A is a block diagram showing an arrangement of a demultiplexer used in the embodiment;

Fig. 3B is a circuit diagram showing an arrangement of the demultiplexer;

Fig. 4 is a circuit diagram showing an arrangement of a high-speed data distribution circuit;

Fig. 5 is a circuit diagram showing an arrangement of a high-speed data selection circuit; and

Fig. 6 is a plan view showing an IC device for explaining another embodiment of the present invention.

Referring to Fig. 1, a semiconductor chip 10 includes an IC body 20 arranged in a central region, a plurality of bonding pads 11 arranged in a peripheral region, and conversion circuits 30 and 40, which are symmetrical to connect the IC body 20 and the pads 11, for respectively performing two different operations. More specifically, input and output sections are respectively arranged in upper left and lower right notched portions of the IC body 20, as shown in Fig. 1. In addition, the low-high frequency conversion circuit (to be referred to as an L-H conversion circuit hereinafter) 30, serving as an input conversion circuit, connected to be opposite to the input section, and the high-low frequency conversion circuit (to be referred to as an H-L conversion circuit hereinafter) 40, serving as an output conversion circuit, connected to be opposite to the output section are arranged. The plurality of bonding pads 11 which can be used as test terminals are arranged around the semiconductor chip 10 to surround the above-mentioned circuits 20, 30, and 40. For example, the L-H and H-L conversion circuits 30 and 40 are connected to the required number of bonding pads 11 each spaced apart from the circuits 30 and 40 by the shortest distance.

The L-H conversion circuit 30 shown in Fig. 2A serves as an N : 1 multiplexer, and has a function for converting N low-speed data into one high-speed data train.

More specifically, for example, the 4 : 1 multiplexer 30 shown in Fig. 2B has a known circuit arrangement including six D flip-flops (DFFs) 21₁ to 21₆, AND gates 22₁ to 22₄ and 23₁ to 23₄, OR gates 24₁ to 24₄ and 24₆, and an inverter 25. With

this arrangement, the multiplexer 30 receives 4-bit low-speed data D_0 to D_3 to output one high-speed data D_{out} .

The H-L conversion circuit 40 shown in Fig. 3A serves as a 1 : N demultiplexer, and has a function for converting one high-speed data into N low-speed data train. For example, a detailed circuit arrangement of the 1 : 4 demultiplexer 40 is shown in Fig. 3B. The demultiplexer shown in Fig. 3B includes ten DFFs 31₁ to 31₁₀, a clock circuit 32, and inverters 33₁ to 33₄. This demultiplexer has a known circuit arrangement for receiving one high-speed data D_S to output 4-bit low-speed data OUT_0 to OUT_3 .

A GaAs digital signal processor (DSP) which includes the above 4 : 1 multiplexer and 1 : 4 demultiplexer as high-frequency test easy circuits was experimentally manufactured. This DSP is operated at a data processing frequency of 400 MHz.

As described above, a logic LSI tester which is commercially available at present can normally use a frequency of 200 MHz. This commercially available tester cannot directly test the experimentally manufactured IC without a test easy circuit. However, the 4 : 1 multiplexer is mounted on the same semiconductor chip in the arrangement according to the present invention. Therefore, this conversion circuit multiplexes signals of 100 MHz supplied from the tester to generate a data signal of 400 MHz, thus supplying the multiplexed signal to the DSP of the body.

On the other hand, a "resultant signal" of 400 MHz which is processed by and output from the DSP cannot be tested by the above-mentioned tester. Therefore, this "resultant signal" is input to the 1 : 4 demultiplexer, and is converted into four parallel signals each having a frequency of 100 MHz, thus outputting the converted parallel signals. Since this output can be tested by the above-mentioned LSI tester, it is easily confirmed whether the DSP can be normally operated.

As described above, according to the present invention, the 4 : 1 multiplexer is arranged as an input circuit for the DSP, and the 1 : 4 demultiplexer is arranged as an output circuit. Therefore, for example, a high-frequency test for the DSP having an operating frequency of 400 MHz can be performed by an LSI tester having a frequency of 100 MHz, thereby facilitating a high-frequency test. In addition, since an LSI tester having a frequency of 400 MHz is not required, an increase in equipment cost can be prevented.

It is considered that a high-frequency test may be required for a plurality of routes of the IC body 20. In practice, the DSP section of the IC body 20 in the above embodiment has four routes in which a signal having a frequency of 400 MHz flows. Each route must be tested. In such a case, a high-

speed data distribution circuit 50 shown in Fig. 4 and a high-speed data selection circuit 60 shown in Fig. 5 are employed.

More specifically, the high-speed data distribution circuit 50 includes inverters 51₁ and 51₂, AND gates 52₁ to 52₄, and NOR gates 53₁ to 53₄. The circuit 50 has a function for distributing high-speed data output from the 4 : 1 multiplexer 30 to four routes (I_1 to I_4) of the DSP section of the IC body 20 using two control signals (a and b).

On the other hand, the high-speed data selection circuit 60 includes inverters 61₁ and 61₂, and 3-input NOR gate 63. The circuit 60 has a function for selecting one of four "resultant signals" (S_1 to S_4) output from the DSP section of the IC body 20 by using two control signals (c and d) to output the selected signal to the 1 : 4 demultiplexer 40. When the IC has the above circuit arrangement, one multiplexer and one demultiplexer allow a high-frequency test for four routes.

As shown in Figs. 2 and 3, the multiplexer and the demultiplexer have relatively complicated circuit arrangements and relatively large areas, respectively. In contrast to this, as shown in Fig. 4, the high-speed data distribution circuit and the high-speed data selection circuit have simple arrangements constituted by only logic gates, and their areas are extremely small. Therefore, in this embodiment, a chip area can be greatly reduced as compared with a case wherein four multiplexers and demultiplexers are arranged.

Fig. 6 is a schematic diagram showing an arrangement of an IC device according to another embodiment of the present invention. This embodiment has an arrangement obtained by increasing the scale of the above-mentioned DSP. In this embodiment, a large number of, e.g., 36, routes in which a high-frequency signal flows are arranged. In this case, although distribution and selection circuits respectively shown in Figs. 4 and 5 may be employed, twelve multiplexers and twelve demultiplexers are required from the viewpoint of a response speed. Therefore, the circuit arrangement shown in Fig. 6 is employed.

More specifically, a plurality of required pads 12 are arranged around an IC body 20. The IC body with the pads 12 serves as an independent LSI. A plurality of multiplexers 30 and demultiplexers 40 are arranged in a substrate peripheral region around the IC body 20. Each multiplexer 30 is connected to the IC body 20 through the corresponding pad 12 directly coupled to an input section of the body 20, and each demultiplexer 40 is connected to the IC body 20 through the corresponding pad 12 directly coupled to an output section of the body 20. The other terminal of each of the multiplexers 30 and the demultiplexers 40 is connected to the corresponding one of the pads 11

aligned in an outermost region.

With the above arrangement, the IC body 20 is disconnected from the multiplexers 30 and the demultiplexers 40 serving as a high-frequency test easy circuit along the alternate long and short dash lines A - A, B - B, C - C, and D - D in Fig. 6 after a high-frequency test is ended. Therefore, an IC having the same shape and circuit arrangement as those of a normal IC device including the IC body 20 and its peripheral pads 12 can be obtained as a final product. Thus, since the test easy circuit can be disconnected from the IC body, a chip size can be decreased, and power consumed during an operation can be reduced as compared with a chip including a test easy circuit.

Note that the present invention is not limited to the above embodiments. In the above embodiments, a multiplexer and a demultiplexer are used as frequency conversion circuits in order to input/output data. However, when a clock is input, a frequency multiplier serving as an L-H conversion circuit, or a divider serving as an H-L conversion circuit can be used. In addition, both the circuits may be used. Various changes and modifications may be made without departing from the spirit and scope of the present invention.

As described above, according to the present invention, when frequency conversion circuits are arranged on input and output sides of an IC, a high-frequency test for the IC can be performed using an LSI tester having an operating frequency lower than that of the IC. At the same time, manufacturing cost can be decreased. Therefore, the present invention exhibits great utility.

Claims

1. An IC device (10) characterized by comprising an IC body (20) having input and output sections, and high-frequency test easy circuits (30, 40) for testing high-frequency characteristics of said IC body (20) on a single chip, said test easy circuits including an L-H frequency conversion circuit (30) arranged on the input section side of said IC body, and an H-L frequency conversion circuit (40) arranged on the output section side of said IC body.

2. An IC device (10) according to claim 1, characterized in that said L-H frequency conversion circuit (30) comprises a multiplexer for converting low-frequency data into high-frequency data, and said H-L frequency conversion circuit (40) comprises a demultiplexer for converting high-frequency data into low-frequency data.

3. An IC device (10) according to claim 1, characterized in that said L-H frequency conversion circuit (30) comprises a frequency multiplier for converting a low frequency clock into a high-frequency clock, and said H-L frequency conversion circuit (40) comprises a frequency divider for converting a high-frequency clock into a low-frequency clock.

4. An IC device (10) according to claim 1, characterized in that said test easy circuits comprise means for switching a connecting state between said conversion circuits (30, 40) and said IC body (20) in response to an external control signal.

5. An IC device (10) according to claim 1, characterized in that said test easy circuits are arranged around said IC body (20), and can be disconnected from said IC body (20) after a test is completed.




FIG. 1




FIG. 2A






FIG. 2B



F I G. 3A



F I G. 3B




FIG. 4




FIG. 5




FIG. 6

ORIGINAL
 FILED AT
 1990



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number:

0 396 272 A3

EUROPEAN PATENT APPLICATION

Application number: 90303966.7

Int. Cl.⁵: G01R 31/28, H01L 21/66

Date of filing: 11.04.90

Priority: 02.05.89 JP 113308/89

Date of publication of application:
07.11.90 Bulletin 90/45

Designated Contracting States:
DE FR GB

Date of deferred publication of the search report:
27.12.91 Bulletin 91/52

Applicant: KABUSHIKI KAISHA TOSHIBA
72, Horikawa-cho Saiwai-ku
Kawasaki-shi Kanagawa-ken(JP)

Inventor: Toyoda, Nobuyuki, c/o Intellectual
Property Div.
K.K. Toshiba, 1-1 Shibaura 1-chome
Minato-ku, Tokyo 105(JP)

Representative: Sturt, Clifford Mark et al
MARKS & CLERK 57-60 Lincoln's Inn Fields
London WC2A 3LS(GB)

IC device including test circuit.

In an IC device (10), an IC body (20) having a predetermined function and high-frequency test easy circuits (30, 40) for testing high-frequency characteristics of the IC body (20) are formed on a single chip. The test easy circuits include an L-H frequency conversion circuit (30) arranged on the input side of the IC body (20) and an H-L frequency conversion

circuit (40) arranged on the input side. The test easy circuits can switch a connecting state between the conversion circuits (30, 40) and the IC body (20) in response to an external control signal. The test easy circuits can be disconnected from the IC body (20) after a test is completed.




FIG. 1

EP 0 396 272 A3



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 90 30 3966

DOCUMENTS CONSIDERED TO BE RELEVANT

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	PATENT ABSTRACTS OF JAPAN, vol. 9, no. 39 (E-297)[1762], 19th February 1985; & JP-A-59 181 548 (FUJITSU) 16-10-1984 * Abstract * ---	1	G 01 R 31/28 H 01 L 21/66
Y	IDEM ---	3-5	
A	IDEM ---	2	
Y	PATENT ABSTRACTS OF JAPAN, vol. 11, no. 15 (P-536)[2462]. 16th January 1987; & JP-A-61 189 472 (NEC) 23-08-1985 * Abstract * ---	3	
A	IDEM ---	1,4	
Y	US-A-4 180 772 (FUJITSU) * Abstract; column 2, lines 1-5; claims 2-4; figure 1 * ---	4,5	
A	WO-A-8 402 580 (STORAGE TECHNOLOGY) * Abstract; pages 2-3; figures 1,2,8 * -----	1,2,4,5	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			G 01 R
The present search report has been drawn up for all claims			
Place of search		Date of completion of search	Examiner
The Hague		16 October 91	IWANSSON K.G.
CATEGORY OF CITED DOCUMENTS			
X: particularly relevant if taken alone		E: earlier patent document, but published on, or after the filing date	
Y: particularly relevant if combined with another document of the same category		D: document cited in the application	
A: technological background		L: document cited for other reasons	
O: non-written disclosure			
P: intermediate document			
T: theory or principle underlying the invention		&: member of the same patent family, corresponding document	